

Fig. 1

- a) Image processing IC
- 10 Camera
- 21 Camera I/F circuit
- 22 Buffer memory
- 23 Transfer address generating circuit
- 24 Area memory
- 25 Address converting circuit
- 26 Buffer memory control circuit
- 40 Work memory
- 60 Display panel




Fig. 2

- a) Image processing IC  
10 Camera  
21 Camera I/F circuit  
22 Buffer memory  
23 Transfer address generating circuit  
24 Area memory  
25 Address converting circuit  
26 Buffer memory control circuit  
27 Area register  
26A Display panel  
40 Work memory  
60 Display panel




Fig. 3

- a) Image processing IC  
10 Camera  
21 Camera I/F circuit  
22 Buffer memory  
23 Transfer address generating circuit  
24 Area memory  
25 Address converting circuit  
26 Buffer memory control circuit  
28 Read-out address generating circuit  
29 Gate circuit  
40 Work memory  
60 Display panel




Fig. 4

- a) Image processing IC
- 10 Camera
- 21 Camera I/F circuit
- 22 Buffer memory
- 23 Transfer address generating circuit
- 24 Area memory
- 25 Address converting circuit
- 26 Buffer memory control circuit
- 28B Read-out address generating circuit
- 29 Gate circuit
- 40 Work memory
- 60 Display panel

